VLSI architecture for zero frequency filter

Bosebabu P, Bhargavi A, Vijayalakshmi P, Surabhi Jyostna Roja R

Department of Electronics and Communication Engineering, BITS, Vizag, Andhra Pradesh, India.

Keywords: Active Noise
Available online 15 June 2020
Accepted 28 May 2020
20 May 2020
Received in revised form
Received 17 January 2020
Article history:

Cancellation, Zero frequency filtering, Acoustic noise.

Abstract: Now a days everyone is using mobile phones. Mobile phones play an important role in communication. While using mobile phones, people face the problem of noise signals. These noise signals are affecting the quality of speech signals. These noise signals maybe produced from the materials or sources such as echoes, crowded places, etc. For example, when we speak over the mobile phone or in any crowded place, the external noise adds up like the noise of the subway, train, car, etc. In real time to remove external noise is a very crucial task. A lot of research has been done in cancelling the background noise reduction. Acoustic noise is a type of noise which can produce unwanted sound and it can be reduced by selecting a higher switching frequency (at the cost of higher inverter losses). So a new technique was introduced called passive noise cancellation that supresses higher frequency acoustic noise. In order to supress the lower frequency, the passive techniques require materials that is too bulky and heavy. For these materials, an alternative method is required known as active noise cancellation. This technique does not come without its change as it is used to actively cancel the noise of the world around you to make your audio come clearer. Active noise cancellation separates noise signal and the speech signal is chosen. In order to use active noise cancellation, we use zero frequency filter technique for the cancellation of noisy speech signals. It is used for detecting the regions of glottal activity and in estimating the strength of excitation n each glottal cycle. The main advantage of active noise cancellation is to cancel the random sounds due to repetition in the waveform. ANC is used in the reduction by using a power source. It is best suited for low frequencies. VLSI architecture for zero frequency filter can be used as a voice processor in mobile applications. The existing system has produced a time delay of 220ps. In this paper, we are reducing the time delay into 120ps by using tanner tool software.

1. Introduction

Noise is an unwanted signal. In communication systems, noise is an error or undesired random disturbance of a useful information signal. Noise is the summation of unwanted energy from natural and sometimes man-made sources. There are several ways to classify noise but conveniently noise is classified as external noise and internal noise. External noise is defined as the noise that is generated externally due to communication. These are classified as atmospheric noises, industrial noises and terrestrial noises. Internal noise is generated within the communication system or in the receiver. These can be classified as low frequency, high frequency and thermal noises. Zero frequency filter is the signal that has zero frequency. DC signal is filtered by using zero frequency filter which is used in active noise cancellation method. Here we are using adders to decrease DC noises. Some of the DC noises are thermal, shot, flicker, burst and transit time noises.

Active noise cancellation or active noise control or active noise reduction is a method for reducing the unwanted sound specifically designed to cancel the first. It works by using microphones to pick up low frequency noise and neutralise it before it reaches the ear. In this project we have taken active noise cancellation method as it can reduce noise that has low frequencies as well as high frequencies, whereas passive noise cancellation can reduce only high frequencies. The main aim of active noise cancellation is to generate an antinoise signal from ambient noise to reduce the noise level of the original signal.

2. Literature Survey

Speech is the output of time varying local tract system excited by a time varying excitation. In resulting speech signal, the information of speech production system is embedded as relations in the sequence of values of signal at different instants of sampling signal. The main objective of speech signal processing is to extract information of time varying characteristics of speech production system [1]. The information is represented in the form of parameters or features derived from the signal. Clock tree synthesis is a fundamental step in physical design. If targeting global zero skew it would cost in area or power and limit achievable operating frequency. Data path optimization is not sufficient to handle timing violations [2].

*Corresponding Author, E-mail address: arige.bhargavi21@gmail.com All rights reserved: http://www.ijari.org A very straight forward approach in noise cancelling is the use of LMS algorithm [3] which was developed by Windrow and Hoff. This algorithm uses a gradient descent method that finds a minimum, if it exists by taking steps in the direction negative of gradient and it does by adjusting filter coefficients in order to minimize error. The speech signals collected simultaneously using pair of spatially separated microphones in real room environment. The spatial separation results in fixed time delay of arrival of speech signals from given speaker at a pair of microphones [4]. The time delays are estimated for exploiting impulse like characteristic of excitation during speech production. Zero frequency filtering is a technique used in the characterization and analysis of glottal activity from speech signals. IIR filters followed by two successive finite impulse response filters [5]. The integrated variation analysis technique is considered for the effects of both systematic and random variation in interconnect and devices to get better perspective on the impact of variation [6]. By exploiting useful clock skew, it can help reduce timing violations rapidly. Multi-corner multimode design flow can analyse over MCMM scenarios concurrently. It employs new analysis data model which advantages data duplication across various timing graphs. To solve this MCMM problem, chip level clock tree synthesis is used to reduce divergence between IPS for different corners. All papers [7-11] all are related to same topic of clock skew optimisation.

Engineering change order (ECO) is always used after detail routing in order fix violations of time by incremental adjustment [11].clock scheduling is a problem in several work studies in [12-14].But in all case the problem is clock optimisation period. Both this work is considering the delay but not the speeding up of the clock arrival. A novel clock tree re-synthesis methodology is presented to trickle all these issues. Instead of estimating clock schedule at the leap level registers, the author considered offsets in clock arrival at the clock tree driver pins of any designs which are already synthesized and routed clock tree.

In adaptive filters various algorithms are available such as LMS, NLMS for active noise cancellation [16-17]. Namely the glottal flow is the major source of excitation to convey the useful complementary information. Glottal flow is the air flow passing through the folds at the glottis. Hilbert envelop method, group delay method are used for extracting the glottal activity from speech signals in the papers such as [18-21].

Significant excitation of the vocal track system during production of speech is the Epoch the most challenging task is the extraction of epoch from speech signals.

3. Existing System

In this Zero frequency filtering technique is used to filter out the necessary instants of excitation those are not affected by time varying resonances from vocal track. Voiced and Non-Voiced detection involves identifying the region of speech if there is a significant glottal activity [23]. The speech signal is the combination of both voiced and non-voiced or the background voice.

In this it target the zero skew which limits the achievable operating frequency to the maximum data path delay in the circuit. Useful clock skew means the clock is skewed intentionally then that is called as useful clock skew.

The timing slack is increased on the critical path, the timing can be met with impossible timing constraints, such as the input delay that is more than the time of a clock cycle. This can be done by skewing the receiving flip-flop as it does not create a hold time problem. In this the technique used is the clock skew optimization based on the time.

In the figure 1, shows the Zero frequency filter blocks which are used to filter out all the non-voiced signals in the zeroth position of the signal. The differentiator is used to acts as the high pass filter and which supress the low frequency signals. The resonator used to select the single frequency and the detrendor block is used to select the particular trend in the signal which are higher highs and lower lows. The figure 2, shows that the delay for above fiter is approximately equal to the 200ps which is caused by using clock skew optimisation. For single flip-flop only it got such delay .The main target of this filter is decreases the dc signals in speech signals as well as decreases the time delay.

Close	Endpoint: in filter inst_t/out_te	mp_reg[15]10						
	Endpoint			R	so Staw (ps)		Fall Stew (ps)	
(filorjind)	_tiext_temp_reg(15)1D			5		65		
	Pin	Туре	Farout	Load (IF)	Siev (pt)	Delay (ps)	Arival (ps)	_
olaek elaek		launch					0.00	Я
ost_temp_r	ng[0]/CK				0.00		0.00	R
out temp i	eg(0)/Q	DFCLRBEHD	3	13.20	98.80	149.70	149.70	A
can tree s	ub 185 53 groupi/ir 2(1)							
g7391						0.00	149.70	
g739/0		INVOHD	2	8.10	48.30	31.10	180.80	F
g2A						0.00	180.80	
		MUX2EHD	2	9,40	60.00	99.80	290.60	F

Fig. 2: Power analysis

IJARI

But in the case of existing system the filter designing is consentrated only on the decreasing of non-voiced signals it does not design for decreasing the delay and end the author concluded that the filter decreases the area about 15.87% and this fiter is implemented in 180nm technology using cadence RTL compiler and Encounter RTL-to-GDSII system with an operating frequency of 600MHz. In the Physical design process,The timing closure is achieved by useful clock skew optimization. The Fig2 shows the power analysis in the existing filter.

4. Proposing System

In the proposing system the filter is designed such that the both decreasing of delay and supreesing of dc signals in the speech signals can be done using the single filter only.




Fig.3: Block diagram of Zero Frequency Filter

In this instead of using the flip-flop circuits, the adders are used by Active noise cancellation technique It leads to decrease the delay and it can also supress the non-voiced or back ground voice signal with minimum delay. The proposed system consists of four flipflops are used in that the adder circuits are utilized to minimize the delay. Here the input signals are three those are speech signal, Noise signal and carry signal why because we are using the adders so the carry signal is need to give as input to the filter.

Here, when the three inputs are given then the outputs are two signals those are sum and carry, the carry from first flip-flop again give as the carry for the second flip-flop such that up to four flipflops are connected. The main output is generated from the fourth flip-flop which is the sum. By comparing the input delay and the output sum delay is decreased. This filter is implemented in tanner tool. In this we can calculate the dc analysis, power analysis can be measured

I I-Sprce v16.0 - [tulladder4]	- 🗆 X
File Edit View Simulation Setup Window Help	- 8 >
🕽 🕼 🖟 🕹 陸 🛍 🗠 🖓 🛃 🧶	
* • • • • •	
***** Top Level *****	,
Xfulladderl 1 N 1 N 8 N 9 N 3 N 2 Gnd Vdd fulladderl \$ \$x=1437 \$y=-202 \$w=1098 \$h=732	
Xfulladderl 2 N 3 N 8 N 9 N 5 N 4 Gnd Vdd fulladderl \$ \$x=-1095 \$y=-234 \$w=1098 \$h=732	
Xfulladderl 3 N 5 N 8 N 9 N 7 N 6 Gnd Vdd fulladderl \$ \$x=-3431 \$y=86 \$w=1098 \$h=732	
Xfulladder1 4 N 7 N 8 N 9 N 10 N 11 Gnd Vdd fulladder1 \$ \$x=-5787 \$y=-266 \$w=1098 \$h=732	
VV4 Vdd Gnd DC 5 \$ \$x=-3355 \$y=-1652 \$w=400 \$h=600	
VVI N_8 Gnd BIT({0100101111}) \$ \$x=-6000 \$y=1500 \$w=400 \$h=600	
VV2 N_9 Gnd BIT({0010001110011}) \$ \$x=-4800 \$y=1500 \$w=400 \$h=600	
VV3 N_10 Gnd BIT({0100101111}) \$ \$x=-6466 \$y=-981 \$w=400 \$h=600	
.ERINT V(N_1) \$ \$x=2946 \$y=-89 \$w=1500 \$h=300	
.PRINT V(N_2) \$ \$x=2824 \$y=-577 \$w=1500 \$h=300	
.PRINI V(N_8) \$ \$x=-5777 \$y=399 \$w=1500 \$h=300	
.PRINT V(N_9) \$ \$x=-6997 \$y=-150 \$w=1500 \$h=300	
.PRINT V(N_10) \$ \$x=-8041 \$y=-900 \$w=1500 \$h=300	
Fig.4: Input and output components used in the filter	1

Figure 4, shows the details about the input and output components details these details are produced in the simulation time only.

	n a 🗄			
nput file: julladder4.sp rogress: Simulation completed				
otal nodes: 113 Active device	es: 24	Independent sources:	0	
otal devices: 28 Passive devic	ces: 0	Controlled sources:	0	
Opening simulation data	abase "C:\	Users\Pc\AppData\L	ocal\Temp\ful	ladder4.tsim"
General options: threads = 1 Device and node counts: MOSFETs - MOSFET geometries - Voltage sources -	24 2 4			
Subcircuits -	4			
Model Definitions - Computed Models - Independent nodes -	2 2			
Boundary nodes - Total nodes -	5			
Parsing Setup	0.00 s 0.01 s			
DC operating point	0.36 s 0.11 s			
Transient Analysis Overhead	0.11 s 0.33 s			
Total	0.81 s	econds		

Fig.5: During simulation components details

In all the components used in the circuit details can be obtained. And number components are used also obtained and delay results of every component in the circuit diagram

4. Results

The figure 6, shows the results of dc analysis, it can shows the temperature of each component and whole circuit also. These all results are produced in another folder.

Iulladder4 - Notepad			- 0
File Edit Format View Help			
DC ANALYSIS: temperature	=25.0		
v(N_1) = 1.8051e-003			
v(N_10) = 0.0000e+000			
v(N_11) = 8.9702e-001			
v(N_2) = 8.9702e-001			
v(N_3) = 1.3603e-003			
v(N_4) = 8.9702e-001			
v(N_5) = 1.0971e-003			
v(N_6) = 8.9702e-001			
v(N_7) = 7.5606e-004			
v(N_8) = 0.0000e+000			
v(N_9) = 0.0000e+000			
v(Vdd) = 5.0000e+000			
v(Xfulladder1_1.N_1) =	2.8235e+000		
v(Xfulladder1_2.N_1) =	2.8235e+000		
v(Xfulladder1 3.N 1) =	2.8235e+000		
/		Activate Windows	
¢		Go to Settings to activa	
		Ln 1, Col 1	




Fig.7: Output Waveforms

	waveforms are gains are gains and an are gains and a second secon			ay with
qinv	23.29091	3/./980†	1/6.4225e-03	3/./9/2
qs	-12.6475f	-21.6262f	-270.6274e-03	3 -21.630
* VOLTAGE SOL	24	25	26	27
	VV4	W1	VV2	W3
VOLTAGE	5.0000	0.	0.	0.
CURRENT	-6.3322	8.0493f	3.1585	16.7834
POWER	-31.6609	0.	0.	0.

Flament name cross-reference: Fig. 8:Power Analysis

The Voltage, Current and power can be obtained in the folder after simulation process can be completed.

5.Conclusions

In the speech processing the most frequent problem is the consequence of interference noise in speech signals. To tackle this issue, an active noise cancellation architecture based on Zero frequency filter is realized and non voiced classification can be done. The functionality is verified in the Tanner tool with an operating frequency of 800MHz. In this Physical design process delay is achieved through using the adder circuits. This adders circuit resulted the delay overhead of about approximatly 125ps.

References

- [1]. R Tsay. Exact zero IS skew clock routing algorithm, Computer Aided Design of Integrated Circuits and Systems, 1993, 242-249.
- [2]. JL Tsai, TH Chen, CC Chen. Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing, Computer Aided design of integrated circuits and systems, 2004, 565-572.
- [3]. JP Fishburn. Clock skew optimization, IEEE Trans. On computers, 1990, 945-51.
- [4]. R Deokar, Sapatnekar. A graph-theoretic approach to clock skew optimization, ISCAS, 1994, 407-10.
- [5]. IS Kourtev, EG Friedman. Clock skew schielding for improved reliability vioa quadratic programming, ICCAD, 1999, 239-43.
- [6]. V Nawale, TW Chen. Optimal useful cloclk skew scheduling in the presence of variations using robust ILP formmulaions, ICCAD, 2006, 27-32.
- [7]. V Mehotra, D Boning. Technology scaling impact of variation pn clock skew and interconnect delay, Interconnect Tech, Conference, 2001, 4-6.
- [8]. K Rajagopal, T Shaked, Y Prasuram, T Cao, A Chowdhury, B Halpin. Timing driven force directed placement with physical net constraints, IPSD, 2003, 60-66.
- [9]. Y Liu, RS Shelar, J Hui. Delay-optimal simultanwous technology mapping and placement with applications to timing optimization, ICCAD, 2008, 101-106.
- [10].SW Hur, A Jagannathan, J Lillis. Timing driven maze routing, TCAD, 2000, 234-241.
- [11].K Sato, HEM Kawarabayashi, N Maeda. Post-layout optimization for deep sub-micron design, DAC, 1996, 740-745.
- [12].M Ni, SO Memik. A revisit tio the primal-dual basedclock skew scheduling algorithm, ISQED, 2010, 755-764.
- [13].J Lu, B Taskin. Post-CTS clock skew scheduling with limited delay buffering, International Midwest Symposium on Circuits and Systems, 2009, 224-227.
- [14].W Shen,Y Cai, W Chen, Y Lu, Q Zhou, J Hu. Useful clock skew optimization under a multi-corner mutli-mode design framework, ISQED, 2010, 62-68.
- [15].S Roy, PM Mattheakis, LMNavetteand David, Z Pan. Clock Tree Resynthesis for Multi-corner Multi-mode Timing Closure, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 4, 2014.

- [16].JM Gorriz, J Ramirez, SCAlvarez, CG Putonet, EW Lang, D Erdogmus. A Novel LMS Algorithm Applied to Adaptive Noise Cancellation, IEEE Signal Processing and Computing Technologies (ICESC), 2014.
- [17].MM Dewasthale, RD Khardkar. Acoustic Noise Cancellation Using Adaptive Filters: A Survey, International Conference on Electronic Systems, Signal Processing and Computing Technologies(ICESC), 2014.
- [18].KSS Srinivas, Ke Prahallad. An FIR Implementation of Zero Frequency Filtering of Speech Signals, IEEE Trans.Audio, Speech,Lang. Process., 20(9), 2012, 261-2617.
- [19].R Smits, B Yegnarayana. Determination of instants of significant excitation in speech using group delay function, IEEe Trans. Speech Audio Process, 3(5), 1995, 325-333.
- [20].KS Rao, SRM Prasanna, B Yegnarayana. Determination of instants of Significant Excitation using Hilbert Envelope and Instants of Significant Excitation using Hilbert Envelope and Group Delay Function, IEEE Signal Processing Letters, 14(10), 2007, 762-765.
- [21].KSR Murty, B Yegnarayana, MA Joseph. Characterization of glotttal activity from speech signals, IEEE Signal Processing Letters, 16(6), 2009, 469-472.
- [22].B Yegnarayana, RK Swamy, KSR Murty. Determining mixing parameters from multispeaker data using speech-specific information, IEEE Trans. Audio speech, Lang. Process, 17(6), 2009, 1196-1207.
- [23].KSR Murty, B Yegnarayana. Epoch extraction from speech signals, IEEE Trans. Audio, Speech, Lang. Process., 16(8), 2008, 1602-1613.
- [24].N Dhanajaya, B Yegnarayana. Voiced/NonVoiced detection based on robustness of voiced ephos, IEEE Signal Processing Letters, 17(3), 2010.
- [25].JP Fishburn. Clock skew optimization, IEEE Trans. Computers, 39(7), 1990, 945-951.